This is default featured slide 1 title

Go to Blogger edit html and find these sentences.Now replace these sentences with your own descriptions.

Saturday, 31 December 2011

Explain the truth table and timing diagram of Gated S-R latch and Gated D latch in detail

S R Latch The logic symbol for the S-R flip-flop is shown here and its operation outlined in Table below. Now we examine the output waveforms from the S-R flip-flop given the inputs. Assume that Q is HIGH initially.The logic symbol for the D flip-flop is also shown below and its operation outlined in the Table. Notice that this flip-flop only has one input in addition to...